Informática
PA communication chip board
|
NAME |
TYPE |
DEFINITION |
NOTE |
PB_ADDR[11: 0] |
INPUT |
12 Bits Address Bus |
|
PB_DATA[7: 0] |
INOUT |
8 Bits Data Bus |
|
PB_RAMCS_N |
INPUT |
Internal SRAM Selection, Active Low |
|
PB_REGCS_N |
INPUT |
Register Chip Select, Active Low |
|
RST_N |
INPUT |
System Reset, Active Low |
|
PB_WR |
INPUT |
CPU Write Control |
|
PB_READY |
INPUT |
CPU Read Control |
|
SCLK |
INPUT |
System Clock, Same Source as CPU |
|
NCLK |
INPUT |
Line Clock, Independent of SCLK |
|
PO_CLK125K |
OUTPUT |
125k Time Clock Output |
|
PO_RDY |
OUTPUT |
CPU Delay Request, PO_READY Will Active when CPU Access Internal SRAM Which is Busy |
0 or HiZ |
PBO_INT_N |
OUTPUT |
Interrupt Request to CPU, Active Low |
|
PBI_INT_N |
INPUT |
Interrupt Input From Outside, Active Low |
|
TXEN |
OUTPUT |
Fieldbus Active Indication, its Level is Decided by Software |
|
TX_FFD |
OUTPUT |
Fieldbus Data Output |
|
RX_FFD |
INPUT |
Fieldbus Bus Data Input |
|
VDD |
POWER |
Power Supply |
|
VSS |
GND |
Ground |
|
Features
FBC0409 is designed for fieldbus physical and part data link communication functions, details list below:
Supports line data rate 31.25K Bit/S
Build-in Manchester Encoder/Decoder
Transmitter Jibber inhibit, receiver super long frame inhibit
Automatic parity recognize and correct
Message type and destination address detection automatically
Automatic transmitter and receiver frame check
Build-in three channels DMA controller,used to control data transmitting, receiving and address recognization looking up table memory management
4k bytes asynchronous SRAM internal as communication buffer for transmitting, receiving and address lookup table memory
Length of Preamble, Start and Stop delimiter under software controlled
Build-in bus arbiter, CPU accessing internal SRAM correctly
Data link layer timer ( 1ms、1/32 ms、octet time timer )
Designed lots of useful interrupt and status Registers
Compatibility with INTEL、ARM serials CPU
Internal loop back for test
STANDBY feature
Power supply: 2.7~5.5V
Power consumption: <600uA </span>
Operating temperature range: -40℃~85℃
Available in 44-pins TQFP package
Designed to comply with IEC 61158-2
Supports line data rate 31.2Skbit/s
Good at integration, simple external circuit, small size
Available in 44-pin TQFP package
Low power consumption design : <600µA</span>
Performance Characteristic
Supports line data rate 31.25K BIT/S
Build-in Manchester Encoder/Decoder
Transmitter Jibber inhibit, receiver super long frame inhibit
Automatic parity recognition and correction
Build-in two channels DMA controller,used to control data transmitting, receiving and address recognition
Build-in bus arbiter, CPU accessing internal SRAM correctly
Internal loop back for test
Operating temperature:-40℃~85℃
Typical Application
Chip FBC0409 was designed as fieldbus communication controller, following is its typical application.
Buen trato: comprar del vendedor
Esta página es acerca de los importadores y exportadores de PA communication chip board Buscar en la categoria : Informática Buscar en la categoria : chip, board, communication |
Viernes 07 junio 2024
Nuestros platos, se cortan de un mármol fosilizado que data de la era paleozoica (450 millones de años). Nuestros artesanos han tomado gran cuidado y conocimientos técnicos ancestrales cuando se extrae, su tamaño y sus amonitas destacando pulido y Orthoceras que la componen. Una misión...
Jueves 06 junio 2024
Cantidad : 10000 - Precio : 5€
silicona ventosa a prueba de agua altavoz Bluetooth Material: gel de silicona USB Longitud de cable: los cerca de 76cm Dimensión del artículo : aproximadamente 62 x 62 x 61 mm Dimensión del paquete: alrededor de 211 x 175 x 51 mm Parámetros: 1 . Botones / Puertos: Botón ON / OFF ...
Domingo 13 diciembre 2015
product name net wieght Packaging Package *Prices (usd) Gato chocolate coated cacoa cake with milk cream. 30 30*24*6 10 Torta cake Cocao coated cake with milk sauce. 30 30*24*6 10 50 50*24*6 18 Triangle Chocolate coated milk filled cake 30g 30*24*6...